We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22402

8.1i XST - Inverters are missing in the RTL View


Keywords: AND, inverter, RTL Viewer

When I synthesize a design with XST that contains the following lines:

clock <= (not reset) and (not csmodul);

the inverters are not displayed in the RTL Viewer; there is only 1 AND gate without any inverter.


This problem has been fixed in the latest 8.1i Service Pack available at:
The first service pack containing the fix is 8.1i Service Pack 1.
AR# 22402
Date Created 11/17/2005
Last Updated 05/11/2007
Status Archive
Type General Article