We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22441

8.1i ISE / EDK - View HDL Instantiation Template process for XPS source does not update template after the XPS source changes


Keywords: XPS, XMP, stub, processor, EDK, instantiate, Verilog, VHDL

Urgency: Standard

General Description:
After the View HDL Instantiation Template process has been run for an XMP file, successive invocations of the View HDL Instantiation Template process will not change the HDL Instantiation template, even if the XPS source has changed. If you changed your XPS project, you should be able to create a new instantiation template for it.


In order to view the new instantiation template, delete system_stub.v(hd) and then run the View HDL Instantiation Template process.

This issue is fixed in the first service pack for ISE 8.1i.

AR# 22441
Date Created 09/04/2007
Last Updated 03/26/2008
Status Archive
Type General Article