UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22597

8.1 System Generator for DSP - How do I implement a project that has a VHDL black box with packages from libraries other than the default library "work"?

Description

How do I implement a project that has a VHDL black box with packages from libraries other than the default library "work"?

Solution

There is currently no way to add libraries to the synthesis. All black box HDL source files are compiled in library work.

Compiling into the work library or using the netlist black box is the only work-around for now.

See (Xilinx Answer 17858).

AR# 22597
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article