UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 22668

LogiCORE Fibre Channel Arbitrated Loop v1.1 Core - Setup/hold errors occur in DCM_STANDBY macro in timing simulation

Description

During timing simulation of the Fibre Channel Arbitrated Loop v1.1 core, I see a setup/hold error reported on the following component (or something similar) in the DCM_STANDBY macro that is automatically added by MAP: 

 

DCM_AUTOCALIBRATION_DCM_CORE/\DCM_CORE/lk.0.sr/SRL16E\

Solution

This timing violation can be safely ignored.

AR# 22668
Date 05/19/2014
Status Archive
Type General Article