We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22674

LogiCORE FIR Compiler v1.0 - How do I determine the latency of my filter?


How do I determine the latency of my filter?


Currently, without doing a simulation, there is no way to determine the latency of the core. You can run the simulation and watch the RDY signal.

For cores compiled using this release, the latency of a particular filter implementation can be determined by performing a simple simulation of the core netlist. For example, by passing an impulse (a single non-zero sample with either zero samples or, when using ND, no samples before or after) into the core and checking the cycle count to the first output which follows that sample.

This will be addressed in the next release.

AR# 22674
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article