We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22699

LogiCORE Block Memory Generator - Behavioral models do not flag collision for asymmetric read-write ports


In simulation, the Block Memory Generator models do not flag collision for asymmetric read-write ports. 

This issue occurs when the core is configured such that: 

- Virtex-4 true dual-port memory is used 

- the read data width is much larger than write data width on both ports, and 

- the operating mode of port A or B is "NO_CHANGE" or "WRITE_FIRST"


When both Port A and B write to different subwords of a larger word that is read out on the output port, the simulation models will not flag the read-write collisions. This occurs in both behavioral and structural simulations. 


This issue is addressed in Block Memory Generator v2.2.

AR# 22699
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article