UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22719

PCI Express v3.1 - Why are TRN_RREM and TRN_TREM ports being placed on the pci_exp_1_lane_32b_ep and pci_exp_1_lane_64b_ep cores?

Description

When using CORE Generator 8.1i IP1I release to generate a PCI Express v3.1 pci_exp_1_lane_32b_ep or pci_exp_1_lane_64b_ep core, the core has a top-level output port called TRN_RREM and top-level input port called TRN_TREM. Is this right?

Solution

This issue has been fixed in the current release. Please see (Xilinx Answer 22320) for more details.

AR# 22719
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article