We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22721

PCI Express v3.1 - TRN_TBUF_AV port missing MSB on the pci_exp_1_lane_32b_ep and pci_exp_1_lane_64b_ep cores


When I generate a "v3.1i pci_exp_1_lane_32b_ep" or "pci_exp_1_lane_64b_ep core," the TRN_TBUF_AV output of the core is 4 bits wide instead of 5 bits wide.


This issue has been fixed in the current release. Please see (Xilinx Answer 22320) for more details.

AR# 22721
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article