We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22723

PCI Express v3.1 and PIPE v1.3 - Reads to PCI Extended Capability space are not working using the pci_exp_1_lane_32b_ep and pci_exp_1_lane_64b_ep cores


The PCI Express core implements one PCI Express Extended Capability. This is the Serial Number Register as defined in section 7.12.2 of the PCI Express Specification v1.1. Reads to this register, or any user PCI Express Extended Capability register (0x400 to 0xFFF), seem to be returning the Device and Vendor ID or all 0s when using the pci_exp_1_lane_32b_ep and pci_exp_1_lane_64b_ep cores.


This issue has been fixed in the current release.  


For more details on the v3.1 PCI Express core, see (Xilinx Answer 22320).  

For more details on the v1.3 PCI Express PIPE core, see (Xilinx Answer 22322).

AR# 22723
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article