UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22727

MIG 007 rel 6 - What are the DDR2 SDRAM controller clocking limitations?

Description

Keywords: minimum, frequency

What are the DDR2 SDRAM controller clocking limitations?

Solution

For CL=3, the memories support is from 125 MHz. In hardware, the designs work from 80 MHz onwards, in some cases they work from 60 MHz.

There is a minimum frequency in the memories; some of the memories are not specified below 125 MHz.

To run the design at 125 MHz without any issues, select 168 MHz.
AR# 22727
Date Created 09/04/2007
Last Updated 04/06/2009
Status Archive
Type General Article