UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22732

9.1i Timing Analyzer/PAR - Why are there mismatches in the PAR/Timing Analyzer report for MAXDELAY?

Description

The Timing Analyzer and PAR summary report is underreporting the number of errors for the MAXDELAY constraint. This can be seen by a mismatch between the PAR summary report and the Timing Analyzer verbose report.

Solution

The number of errors report in the Timing Analyzer verbose report is correct. This will be fixed in a later version of the design tools.

AR# 22732
Date Created 09/04/2007
Last Updated 01/18/2010
Status Archive
Type General Article