We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22733

8.1i Floorplanner/PACE - BRAM/MULT locations all show the same location value


Keywords: 8.1, Floor, planner, PACE, BRAM, MULT

In PACE and Floorplanner, the LOC constraints for every placement of a MULT/BRAM results in the same location value. Why is this?

Looking at the part in FPGA Editor reveals that the locations are correct (e.g., X0_Y0 - X1_Y15).


This problem has been fixed in the latest 8.1i Service Pack available at:
The first service pack containing the fix is 8.1i Service Pack 3.
AR# 22733
Date Created 09/04/2007
Last Updated 06/17/2008
Status Archive
Type General Article