We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 22747

BitGen Spartan-3 - DRC error occurs when RSDS_25 and LVCMOS25 are placed in the same bank


Why does the following DRC error occur in BitGen when RSDS_25 and LVCMOS25 outputs are placed in the same bank:

"ERROR:PhysDesignRules:759 - IOB comp <xx> at location <yy> is incompatible for bank <#>. The incompatible code is <1>."


Putting an LVCMOS25 output in the same bank as an RSDS_25 output is a valid placement.

This problem has been fixed in the latest 8.1i Service Pack available at:

The first service pack containing the fix is 8.1i Service Pack 2.

For more information on banking rules for Spartan-3, see the Functional Description module of the Spartan-3 data sheet located at:


AR# 22747
Date 12/15/2012
Status Active
Type General Article