AR #22773 - Virtex-4 RocketIO - Digital Simulation Considerations

Search Answers Database


 

Virtex-4 RocketIO - Digital Simulation Considerations

AR# 22773
Part HW-Rocket_IO
Last Modified 2008-05-15 00:00:00.0
Status Active
Keywords MGT, Smart, Model, simulate, PMA, rate, speed, bit, interval

Description

Keywords: MGT, Smart, Model, simulate, PMA, rate, speed, bit, interval

This Answer Record describes digital simulation (Smart Model) issues that are important additions to the information listed in Chapter 7 of the Virtex-4 RocketIO User Guide:
http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp?category=User+Guides

Solution

The period of the incoming RXP/RXN signal must be restricted to an even number of picoseconds. Because of the way the Smart Model accounts for PMA operation, incoming signals with an odd period (e.g., 321 ps) will result in loss of lock.

This restriction also applies to the MGT reference clock. This clock should be rounded to the nearest 1/10 of a nS. For example, use 4.2 nS instead of 4.17 nS.
 
 
Jobs Events Webcasts News Investors Feedback Legal Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.