We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22785

LogiCORE Packet Queue v1.1 - Packet is acknowledged but not read out


If RD_SCH_CH/RD_SCH_SRC_RDY is acknowledged with RD_SCH_DST_RDY, and RD_SCH_CH then changes to a different value before the corresponding packet is actually read out, it is possible that the packet will not be output, even if RD_SCH_ACK asserts.


This issue has been fixed in Packet Queue Core v1.2. To use the newer core, please install the latest IP update and the patches available at software update page: 
AR# 22785
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article