We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22786

LogiCORE Packet Queue v1.1 - WR_SRC_DSC can cause data corruption


Asserting WR_SRC_DSC when the front-end FIFO is in a particular state can cause internal signaling to be out of sync, which results in corrupt data on the core output.


This issue has been fixed in Packet Queue Core v1.2. To use the newer core, please install the latest IP update and the patches available at software update page: 
AR# 22786
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article