We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22799

8.1i, CPLD Fitter Report - Incorrect pin usage reported for XC9500/XL/XV architecture


The Mapped Resource Summary of the fitter report for a 9500XL design states that only xx/yy pins have been used. In actuality, my design uses many more pins.


The problem affects only the Mapped Resource Summary of the text fitter report. All Inputs, Global Signals and Outputs are correctly reported in the Global Control Resources and Summary of Mapped Logic sections of the fitter report. This problem is not exhibited in the HTML report.

AR# 22799
Date Created 09/04/2007
Last Updated 05/08/2014
Status Archive
Type General Article