We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22863

8.1i EDK - Ethernet DMA hangs during a Burst Read from mch_opb_ddr when crossing bank address boundaries


A Burst Read transaction to OPB DDR when bank address boundaries are crossed with the refresh cycle occurring simultaneously causes the Ethernet SGDMA transaction to hang. 


The DDR controller hangs while waiting for more RdAcks and RdReq, and it never negates.


This problem has been fixed in the latest "mch_opb_ddr_v1_00_b", which is included in the latest EDK 8.1i Service Pack available at: 

The first service pack containing the fix is EDK 8.1i Service Pack 1.

AR# 22863
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article