We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22870

8.1i EDK - An incorrect value is given when registers are read in a PLB IPIF (interrupt status reg)


Users must drive an IP2Bus_Data to ZERO when Bus2IP_CS is not asserted; otherwise, the prior IP2Bus_Data value will be OR'd with the content of the registers they are intending to read. This will cause an incorrect data read.


A note has been added to the signal table for plb_ipif_v1_00_f, plb_ipif_v2_01_a, and plb_ipif_v2_02_a. 


This has been fixed in the latest EDK 8.1i Service Pack, available at: 

The first service pack containing the fix is EDK 8.1i Service Pack 1.

AR# 22870
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article