UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2291

M1.3 MAP: Unable to pack CLB driven by 2 external signals with DFFs sharing an SR signal.

Description

Keywords: map, pack, dff, sr, rloc, hmap, h1, di, din, hlut, h-lut

Urgency: standard

General Description: Map is unable to combine a CLB driven
by 2 external signals with DFFS sharing the same SR control
signal. This is a valid CLB combination that requires
Map to use the G-LUT to feed the H-LUT, and to also use the H1
and DIN pins, since SR is already being used.

Solution

This problem has been documented as bug number 12429.

Please refer to the Xilinx M1.3 Conversion Guide application
note for more detailed information concerning unsupported
CLB combinations.

One possible workaround would be to manually create the
desired CLB configuration in EPIC, converting it into a
physical macro, then instantiating the macro in your design.

For more information on creating physical macros, refer to
the (Xilinx Manual EPIC Design Editor Reference/User Guide).

Bug Reference #: 12429
r_stm/kl
AR# 2291
Date Created 06/07/1997
Last Updated 06/22/1999
Status Archive
Type General Article