UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23002

LogiCORE PCIX - How does the MS_STAT[95:0] output signal map to Message Signaled Interrupt registers?

Description

How does MS_STAT[95:0] output signal from the PCI-X Core map to Message Signaled Interrupt registers?

Solution

The PCI-X core supports the 64-bit Message Address MSI capability structure. For more information on the MSI capability structure, see section 6.8.1 of the PCI Local Bus Specification v3.0.  

 

The 64-bit message address capability structure is shown here: 

 

Capability Structure for 64-bit Message Address
Capability Structure for 64-bit Message Address
 

 

The MS_STAT[95:0] output of the core is mapped to the message address capability structure as follows: 

 

MS_STAT[95:80] = Message Control 

 

MS_STAT[79:64] = Message Data 

 

MS_STAT[63:32] = Message Upper Address 

 

MS_STAT[31:0] = Message Lower Address

AR# 23002
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article