We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23010

8.1i NetGen, Timing Simulation Virtex-4 - Simulation netlist for BRAM does not have EN_ECC_READ and EN_ECC_WRITE attributes


Keywords: simulate, SimPrim, BRAM, ECC, write, read

When generating simulation netlist for BRAM ECC in Virtex-4, Netgen 8.1 is not writing the EN_ECC_READ and EN_ECC_WRITE attributes out.

This causes the D0 latency to be incorrect.


This is a problem in netgen where EN_ECC_READ and EN_ECC_WRITE attributes should be set to TRUE to get the right D0 latency in ECC mode.

This issue is fixed in ISE 8.1i Service Pack 3.

AR# 23010
Date Created 09/04/2007
Last Updated 11/17/2008
Status Archive
Type General Article