UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23035

8.1i FPGA Editor - Editing components cause BitGen to fail with DRC errors

Description

When I edit a component in the FPGA Editor, and use the trim command as described in (Xilinx Answer 21667), the resulting configuration causes many DRC errors similar to the following:

"ERROR:PhysDesignRules:368 - The signal <u_dcm/u_dcm.PSCLK> is incomplete. The signal is not driven by any source pin in the design."

or

"ERROR:PhysDesignRules:368 - The signal <MGT0.BREFCLK> is incomplete. The signal is not driven by any source pin in the design."

Solution

This will be fixed in 8.1i Service Pack 3.

AR# 23035
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article