We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23038

LogiCORE SPI-4.2 (POS-PHY L4) v7.4 - Source core does not flush out the last packet written into the FIFO


SPI-4.2 v7.4 Source core has problem sending out the last packet written into the FIFO. The packet is not lost, but it will not be sent out to the SPI-4.2 bus unless another packet is written into the source FIFO.


This issue is fixed in the patch available from (Xilinx Answer 23155).

AR# 23038
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article