UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23088

LogiCORE FIR Compiler v1.0 - Why are my outputs incorrect when using a random input for the ND signal in a single rate half-band fully parallel filter generate for Virtex-4?

Description

Why are my outputs incorrect when using a random input for the ND signal in a single rate half-band fully parallel filter generate for Virtex-4?

Solution

There are 3 ways to work around this problem and ensure that the output remains correct. 

 

1. Use the CE port instead of ND. 

 

2. Only Hold the ND signal HIGH for 1 cycle, before de-asserting it. 

 

3. Assert the ND signal and hold it HIGH.

AR# 23088
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article