UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23283

XST - "ERROR:Xst:2587 Port <port_name> of instance <inst_name> has different type in definition <def_name>"

Description

Keywords: VHDL, HDLParsers, analysis, analyze, multiple

When I analyze a VHDL design, the following error occurs:

"ERROR:Xst:2587 Port <port_name> of instance <inst_name> has different type in definition <def_name>"

Solution

Compare the component declaration and instantiation to the submodule that is instantiated. When this error occurs, the declaration matches the instantiation, but does not match the port declarations of the submodule.

Change either the port declarations in the declaration/instantiation pair or the submodule port declarations so that they match. This error is specific to the types of ports in the submodule.

Possible problems include:
- Incorrect port widths between the component declaration and the entity.
- Incorrect mode (in, out, inout, buffer) between the component declaration and the entity.
AR# 23283
Date Created 04/24/2006
Last Updated 04/24/2006
Status Active
Type General Article