We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23306

Embedded Tri-mode Ethernet MAC Wrapper v4.1- Header file has incorrect mask values


Header file "xv4emac_l.h" has incorrect mask values. There are 2 #defines as follows in the xv4emac_l.h file: 



* MDIO Configuration Word Register 


 #define XV4EMAC_MDIO_ENABLE_MASK 0x20 /* enable MII bit */ 

 #define XV4EMAC_MDIO_CLOCK_DIV_MASK 0x1F /* clock divide bits */


A patch is available to fix this issue. See (Xilinx Answer 22332) to download the patch. 


The MDIO enable bit is bit 6. Therefore, the enable mask should be 0x40 not 0x20. 


The MDIO clock divide bits are 0:5. Therefore, the clock divide mask should be 0x3f.

AR# 23306
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article