UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23354

8.1 System Generator for DSP - FIR Compiler reset does not work when using the FIR Compiler in single channel mode

Description

The FIR Compiler reset does not work when using the FIR Compiler in single channel mode.

Solution

This problem is due to a bug in the FIR Compiler when the reset port is selected. 

 

This issue has been fixed in System Generator for DSP Path 8.1.01.p02 and later. See (Xilinx Answer 23355) for more information.

AR# 23354
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article