We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23394

LogiCORE FIFO Generator - Is there an option in CORE Generator to implement ECC for a FIFO Generator core?


When generating the FIFO Generator core, why is there no option to implement ECC (Error Correction Code ) for the core memory primitives?


ECC support for Virtex-5 architectures is available starting with the FIFO Generator v4.1 core.

Please upgrade to the FIFO Generator v4.1 (or later) core to obtain ECC functionality.

AR# 23394
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article