We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23422

8.2i Virtex-5, Constraints - Unable to create Area Constraints on Clock Regions, for timegroups, or the top level


When I am trying to create area constraints on partitions, nonhierarchical groups, or hierarchical groups, through the Assign Area Constraints Process, I cannot place an area constraint range when the Clock Region legend is active nor can I place the area constraint to a clock region.

Also, I cannot create area constraints based upon time groups or the top level of the design, nor can I create floating area constraints. The nonhierarchical groups are not displayed in the Design Object tab. After placing the area constraint, the range value is not correct.


To work around this issue, place the area constraint, then enable the Clock Region legend to check the size of the area constraint. Then, modify the area constraint size accordingly.

Another method by which to work around this issue is to create or correct the area constraint manually in a text editor.

This is scheduled to be fixed in the next major release of the design tools.

This problem has been fixed in the latest 8.2i Service Pack available at:

The first service pack containing the fix is 8.2i Service Pack 1.

AR# 23422
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked