Keywords: hierarchical, defparam, 7.1iWhen my Verilog design has multiple hierarchical defparams, the following error occurs during the second synthesis run:"ERROR:Xst:71 - Redeclaration of an instance : <instance_name>"