UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23449

9.1i Partition/PAR - INTERNAL_ERROR:SpeedCalc:Dly_RouteCalcImpl.c:196:1.20.28.3 - GetLoadDelay called node not routed on signal ...

Description

I get the following error during PAR on my design with Partitions:

INTERNAL_ERROR:SpeedCalc:Dly_RouteCalcImpl.c:196:1.20.28.3 - GetLoadDelay called node not routed on signal INPUT(-4016,-50968)

When is this going to be fixed?

Solution

This is scheduled to be fixed in the next major release of the design tool.

AR# 23449
Date Created 09/04/2007
Last Updated 05/05/2010
Status Archive
Type General Article