UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23465

Hard_temac v3_00_a and v3_00_b - Core does not have CRS and COL MII pins

Description

The hard_temac v3_00_a and v3_00_b do not appear to have CRS and COL pins in the MII interface. Are these pins needed?

Solution

The MII_COL_# and MII_CRS_# ports in the COREGen wrapper files are connected to PHYEMAC#CRS and PHYEMAC#COL on the EMAC. These signals are only used in half duplex. Since the EDK hard_temac Core does not support half duplex, these signals are not brought out as ports.

AR# 23465
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article