We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23482

8.1i Spartan-IIE MAP - Crash while "Mapping design into LUTs..."


NOTE This Answer Record only applies to Virtex and Spartan-IIE or earlier architectures. 


I am trying to map a partially completed design into a Virtex device, but MAP crashes as follows: 


"Release 8.2i - Map I.31 

Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved. 

Using target part "2s150pq208-5". 

Mapping design into LUTs... 

Segmentation fault (core dumped)"


In some cases, MAP crashes while processing a design that contains a BUFG with no input or output connections. This bug is being considered for a fix in a future design tool release. Until there is a fix, make sure that any unconnected BUFGs are removed from the design.

AR# 23482
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article