We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23523

LogiCORE FIFO Generator - Does FIFO Generator Core use internal registers within the block RAM?


The current version of the FIFO Generator Core does not use Virtex-4 internal registers of the block RAM block [DOA/B REG] even when using FWFT feature with block RAM configuration of the FIFO. It uses the slice registers to implement the FWFT feature.


To improve the performance, the FIFO Generator Core will be enhanced to use the internal registers in the future version of the core.

AR# 23523
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article