UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23562

10.1 CPLDFit - "Cpld:999 - Syntax error in timing constraint " CPLD Timing Constraint Limitations (OFFSET, PERIOD)

Description

CPLD timing constraints are a subset of those supported by FPGAs.

This Answer Record contains a list of constraints currently unsupported by CPLD implementation tools.

Solution

Offsets that:

- specify a timegroup

- specify HIGH/LOW

Period that:

- specifies a non 50/50 duty cycle

- mixes register polarity

- does not trace to CE

False Paths/ TIG:

- Does not work

See (Xilinx Answer 2339).

"Through" paths/ TPTHRU

- Does not work

FROM To

- That uses * or / in syntax

TNM:

TNM for CPLDs should only be placed on a Net, not on Instances or Pins.

Examples of valid constraints are :

NET "clk" TNM_NET = "clk";

TIMESPEC "TS_clk" = PERIOD "clk" 10 ns HIGH 50 %;

OFFSET = IN 5 ns BEFORE "clk";

OFFSET = OUT 5 ns AFTER "clk";

NET "clk" BUFG=CLK;

TIMESPEC "TS_pads2pads"=FROM PADS TO PADS 6 ns;

For further information on CPLD timing, please See (Application Note XAPP1047)

AR# 23562
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article