We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23587

10.1 PACE Virtex-4 - Area Group for DSPs cannot be added by PACE


My design includes DSPs. When I place an area constraint or group in PACE, the UCF does not constrain the RANGE constraints for DSPs, so I am not able to write AREA Group for DSPs in PACE.

Why does PACE not generate area constraints for SLICE?


To work around this issue, manually modify the UCF and add the RANGE constraints for the DSPs.

You can also work around the issue by placing an area constraint or group including DSPs in Floorplanner.

AR# 23587
Date 12/15/2012
Status Archive
Type General Article
Page Bookmarked