UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23659

FIFO Generator - Why is there a latency in the deassertion of the FULL, ALMOST_FULL, and PROG_FULL signals after the release of RST?

Description

Why is there a latency in the deassertion of the FULL, ALMOST_FULL, and PROG_FULL signals after the release of RST?

Solution

The FIFO Generator provides a single reset (RST) input that asynchronously resets all counters, output registers, and memories when asserted. When reset is implemented, it is synchronized internally to the core with each respective clock domain for setting the internal logic of the FIFO to a known state. This synchronization logic allows for proper timing of the reset logic within the core to avoid glitches and metastable behavior. Because of the synchronization logic used, there is a latency in the deassertion of the FULL, ALMOST_FULL, and PROG_FULL signals after the release of RST.

AR# 23659
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article