We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23666

MPMC2 - OPB PIM double access occurs w/ 32 bit data accesses across the PLB2OPB bridge


Transactions mapped across the PLB2OPB bridge result in one 64-bit PLB transaction being translated to two 32-bit OPB accesses. This results in two accesses occuring even when only 32 bits PLB are enabled using the byte enable flags. One of the two accesses on the OPB bus becomes a dummy access with all byte enables set to zero. This can cause a reduction in performance.


AR# 23666
Date 11/12/2010
Status Archive
Type General Article
Page Bookmarked