UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23682

CORE Generator Block Memory Generator - How do I generate a Dual Port Block Memory with one Read/Write port, and another port Read Only?

Description

How do I generate a Dual Port Block Memory with one Read/Write port, and another port Read Only? This configuration used to be available in Dual Port Block Memory v6.3 Core.

Solution


This configuration can be implemented by tying off the appropriate control pins.  
 
For example, if you want a block memory configured with Port A=Read and Write, and Port B=Read Only, just tie the Write-related control pins of port B to ground. 
 
This information will be included in the Block Memory Generator v2.2 Data Sheet.
AR# 23682
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article