UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23686

LogiCORE Block Memory Generator v2.1 - Virtex-4 RAMB16 VHDL UniSims - Incorrect collision behavior (DOA changes on CLKB)

Description

While simulating the Block Memory Generator Core with asymmetric configuration, DOUTA of the RAMB16 primitives changes on rising edge of CLKB , which is incorrect. This might potentially cause a collision error.

Solution

This is UNISIM model issue addressed in 8.2i Service Pack 3.

To obtain status on this issue, please open a WebCase with Xilinx Technical Support:

http://www.xilinx.com/support/techsup/tappinfo.htm

AR# 23686
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article