UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23697

LogiCORE Multiplier v9.0 - Why does my Virtex-5 multiplier that is not fully pipelined give incorrect output results in post-MAP simulation, post-PAR simulation, and hardware?

Description

Why does my Virtex-5 multiplier that is not fully pipelined give incorrect output results in post-MAP simulation, post-PAR simulation, and hardware?

Solution

This is a known issue that causes the MAP to incorrectly use the MREG. 

 

You can work around the issue by setting the following environment variable: 

XIL_MAP_NO_DSP48E_AUTOREG = 1 

 

For information on setting environment variables, see (Xilinx Answer 11630)

 

This problem has been fixed in the latest 8.2i Service Pack available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 8.2i Service Pack 2.

AR# 23697
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article