UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23703

LogiCORE Multiplier v9.0 - Why is the optimum latency incorrect for symmetric hybrid-based multipliers when targeting Virtex-II, Spartan-3, or Spartan-3E?

Description

Why is the optimum latency incorrect for symmetric hybrid-based multipliers when targeting Virtex-II, Spartan-3, or Spartan-3E?

Hybrid multipliers on all device families might not reach peak performance when the "Optimum pipeline stages" value displayed on the final page of the GUI is used. This value can be one less than the true value for a fully-pipelined multiplier, for some configurations.

Solution

This is fixed in Multiplier Generator v10.0.

You can work around this issue, but you should consider your application before making changes to the core pipeline stages.

If your application is performance driven, you should increase the number of pipeline stages by 1 to achieve maximum performance for multipliers larger than 20x20.

If your application is area driven, a lower degree of pipelining might save resources in some cases.

The recommendation is to first check to see if the core will meet the designed timing in your larger design before adding more pipeline stages.

AR# 23703
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article