Main
Home  :  Support  :  Answers  :  8.2i EDK SP1- "opb_pci_v1_02_a" bridge will deassert toutsup early when the OPB and PCI clocks are set to the same frequency

8.2i EDK SP1- "opb_pci_v1_02_a" bridge will deassert toutsup early when the OPB and PCI clocks are set to the same frequency

AR# 23722

Search For Another Answer
Topic IP-Processor
Last Updated 07/18/2006
Status Active
Description

Keywords: opb_pci_v1_02_a, opb_pci, OPB PCI, Processor IP

The "opb_pci_v1_02_a" bridge will deassert toutsup early when the OPB and PCI clocks are set to the same frequency during Target Disconnect with Data during OPB to PCI read bust transactions.

Solution

This problem has been fixed in the latest EDK 8.2i Service Pack, available at:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 8.2i Service Pack 1.
 
 
/csi/footer.htm