UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23722

8.2i EDK SP1- "opb_pci_v1_02_a" bridge will deassert toutsup early when the OPB and PCI clocks are set to the same frequency

Description

The "opb_pci_v1_02_a" bridge will deassert toutsup early when the OPB and PCI clocks are set to the same frequency during Target Disconnect with Data during OPB to PCI read bust transactions.

Solution

This problem has been fixed in the latest EDK 8.2i Service Pack, available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 8.2i Service Pack 1.

AR# 23722
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article