UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23747

9.1i Virtex-5 Timing Analyzer - Why are Q1 and Q2 paths analyzed on both edges?

Description

When I open the timing analysis report, the Q1 and Q2 paths are analyzed on both edges. In opposite edge mode, the Q1 clock-to-out should only be analyzed with regards to the rising edge and the Q2 clock-to-out path should only be analyzed with regards to the falling edge. Why is this occurring?

Solution

The Q1 and Q2 paths should not be analyzed on both edges.

This problem has been fixed in the latest 9.1i Service Pack available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 9.1i Service Pack 1.

AR# 23747
Date Created 09/04/2007
Last Updated 01/18/2010
Status Archive
Type General Article