We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23756

8.1.01 System Generator for DSP - When a shared memory "To FIFO" depth is greater than 512, an error message is reported by the EDK processor block stating, "An error was encountered when generating the memory maps, Error using ==> set_param"


With a "To FIFO" set to a depth of 1k or greater, I receive an error message when I try to add "To FIFO" to my EDK Processor block memory space regardless of the number of bits chosen for "Bits of precision to use for percent full signal." After adding my "To FIFO" to the memory map, this error message appears:

An error was encountered when generating the memory maps:

"Error using ==> set_param

Invalid setting in Xilinx Shared Memory Based From FIFO Block block

(mask) 'EDK Processor_'outFifoData" for parameter 'percent_nbits'.

Please attend to the error, and re-sync the memories with the processor by selecting "sync memories" in the pop-up menu when you right-click on the Memory Maps list."


This is a known issue in System Generator 8.1.x releases. The depth cannot be greater than 512 in the "To FIFO" block, when used with the EDK Processor Block. This is fixed in System Generator 8.2.

AR# 23756
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article