We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23757

CPLD CoolRunner-II - "ERROR:Cpld:873 - Cannot reserve the ClockDivider reset pin" occurs when CDRST is used


When a clock divider component is used in a CoolRunner-II design, if the clock divider Reset pin (CDRST) is used in the design, CPLDFit produces the following error:

"ERROR:Cpld:873 - Cannot reserve the ClockDivider reset pin X. A signal X has already been assigned to this pin.

Either remove the signal assigned to the Clock Divider reset pin or don't use ClockDivider."


This is accepted behavior; the CDRST pin is reserved when the Clock Divider is used.

AR# 23757
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article