We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23781

8.2i Virtex-5 Floorplanner Editor - Connections from pad to buffer are not displayed


Keywords: I/O tile

When I look at my design in the Floorplanner Editor, the connections between the pad and the buffer are not displayed in the I/O tile. When is this going to be fixed?


This problem has been fixed in the latest ISE 8.2i Service Pack available at:
The first service pack containing the fix is ISE 8.2i Service Pack 2.
AR# 23781
Date Created 09/04/2007
Last Updated 06/17/2008
Status Archive
Type General Article