We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23782

8.2i Virtex-5 Constraints Editor - Distributed RAMs not listed in the Create Group by Instance constraints


When I try to create a timing group for my Virtex-5 design, the distributed RAM or SLICE RAMs are not listed. When is this going to be fixed?


This problem has been fixed in the latest ISE 8.2i Service Pack available at:

The first service pack containing the fix is ISE 8.2i Service Pack 2.

AR# 23782
Date Created 09/04/2007
Last Updated 01/18/2010
Status Archive
Type General Article